

Jan Haase
Editor

Models, Methods, and Tools for Complex Chip Design:

Selected Contributions from FDL 2012



Springer

Contents

1	Polynomial Metamodel-Based Fast Optimization of Nanoscale PLL Components	1
	Saraju P. Mohanty and Elias Kougianos	
1.1	Introduction	2
1.2	Proposed Novel Fast Analog/Mixed-Signal Design Flow	3
1.3	Related Prior Research	6
1.4	Design of PLL Component Circuits	6
	1.4.1 Phase Detector	6
	1.4.2 Loop Filter and Charge Pump	7
	1.4.3 LC Voltage Controlled Oscillator	7
	1.4.4 Frequency Divider	8
1.5	Proposed Approach for Generation of Fast and Layout-Accurate Metamodels	9
	1.5.1 Data Sampling	10
	1.5.2 Data Centering	11
	1.5.3 Stepwise Regression	12
	1.5.4 Verification of the Metamodel	12
1.6	Proposed Metamodel Based Design Optimization	13
1.7	Experimental Results	15
1.8	Summary, Conclusions, and Future Direction of Research	17
1.9	Acknowledgments	18
	References	19

Chapter 1

Polynomial Metamodel-Based Fast Optimization of Nanoscale PLL Components

Saraju P. Mohanty and Elias Kougianos

Abstract As the complexity of nanoscale-CMOS analog/mixed-signal (AMS) circuits and systems grows, the challenges of their design becomes exponentially more difficult. Performing accurate design simulations that entail exhaustive design space exploration has become infeasible with the increasing complexity of nano-CMOS circuits and systems integration, coupled with aggressive scaling of process technologies. Transistor-level SPICE simulations with full parasitics (RCLK) of complex circuits, which provide silicon accurate results, have run times in the order of days or weeks. With ever shrinking time to market pressures, the simulation time proves to be impractical as it can lead to longer design cycle times. The simulation time factor is further aggravated by additional design and process parameters which have to be accounted for due to increased sensitivity in deeply scaled technologies. In order to mitigate this problem, this chapter presents a two-stage approach that uses layout-accurate metamodels and efficient search algorithms for fast mixed-signal circuit and system optimization. The different components of a Phase-Locked Loop (PLL) are considered as a case study. First, the metamodel creation process is presented. A simulated annealing based optimization algorithm is then discussed for power optimization of the PLL components. It is shown that the metamodel approach speeds up the optimization phase by $2000\times$ with very good accuracy. The power consumption of the circuit is decreased by 22% for the baseline design and is within 8% of the circuit netlist-based, but computationally expensive approach.

Key words: Analog/Mixed-Signal (AMS) Systems, AMS Circuits, Metamodels, Polynomial Metamodels, Phase-Locked Loop (PLL), Design Optimization

Saraju P. Mohanty
Computer Science and Engineering, University of North Texas, Denton, TX 76203, USA, e-mail: saraju.mohanty@unt.edu

Elias Kougianos
Engineering Technology, University of North Texas, Denton, TX 76203, USA e-mail: eliask@unt.edu

References

1. Agarwal, A., Vemuri, R.: Hierarchical Performance Macromodels of Feasible Regions for Synthesis of Analog and RF Circuits. In: IEEE/ACM International Conference on Computer-Aided Design, pp. 430–436 (2005)
2. Agarwal, A., Vemuri, R.: Layout-aware RF Circuit Synthesis Driven by Worst Case Parasitic Corners. In: 2005 IEEE International Conference on Computer Design: VLSI in Computers and Processors (2005)
3. Agarwal, A., Wolfe, G., Vemuri, R.: Accuracy Driven Performance Macromodeling of Feasible Regions During Synthesis of Analog Circuits. In: Proceedings of 15th ACM Great Lakes Symposium on VLSI, pp. 482–487 (2005)
4. Basu, S., Kommineni, B., Vemuri, R.: Variation-Aware Macromodeling and Synthesis of Analog Circuits Using Spline Center and Range Method and Dynamically Reduced Design Space. In: 22nd International Conference on VLSI Design, pp. 433–438 (2009)
5. Bertsimas, D., Tsitsiklis, J.: Simulated Annealing. *Statistical Science* **8**(1), 10–15 (1993)
6. Ding, M., Vemuri, R.: Efficient Analog Performance Macromodeling Via Sequential Design Space Decomposition. In: 19th International Conference on VLSI Design, p. 4 (2006)
7. Doboli, A., Vemuri, R.: Exploration-based High-level Synthesis of Linear Analog Systems Operating at low/medium Frequencies. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **22**(11), 1556–1568 (2003)
8. Dong, W., Feng, Z., Li, P.: Efficient vco phase macromodel generation considering statistical parametric variations. In: Proc. IEEE/ACM international conference on Computer-aided Design, pp. 874–878 (2007)
9. Fan, K.T., Li, R., Sudjianto, A.: Design and Modeling for Computer Experiments. Chapman and Hall/CRC, Boca Raton, FL (2006)
10. Gardner, F.: Charge-Pump Phase-Lock Loops. *Communications, IEEE Transactions on [legacy, pre-1988]* **28**(11), 1849–1858 (1980)
11. Garitselov, O., Mohanty, S.P., Kougiianos, E.: A Comparative Study of Metamodels for Fast and Accurate Simulation of Nano-CMOS Circuits. *IEEE Transactions on Semiconductor Manufacturing* **25**(1), 26–36 (2012)
12. Garitselov, O., Mohanty, S.P., Kougiianos, E.: Accurate Polynomial Metamodeling-Based Ultra-Fast Bee Colony Optimization of a Nano-CMOS Phase-Locked Loop. *Journal of Low Power Electronics* **8**(3), 317–328 (2012)
13. Ghai, D., Mohanty, S.P., Kougiianos, E.: Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study. *IEEE Trans. VLSI Syst.* **17**(9), 1339–1342 (2009)
14. Hendrickx, W., Gorissen, D., Dhaene, T.: Grid Enabled Sequential Design and Adaptive Metamodeling. In: Proceedings of the Winter Simulation Conference, pp. 872–881 (2006)
15. Jin, R., Chen, W., Simpson, T.W.: Comparative Studies of Metamodelling Techniques under Multiple Modelling Criteria. *Structural and Multidisciplinary Optimization* **23**, 1–13 (2001)
16. Lamecki, A., Balewski, L., Mrozowski, M.: Towards Automated Full-Wave Design of Microwave Circuits. In: 17th International Conf. on Microwaves, Radar and Wireless Communications, pp. 1–2 (2008)
17. Lesh, F.H.: Multi-Dimensional Least-Squares Polynomial Curve Fitting. *Commun. ACM* **2**, 29–30 (1959)
18. Mathaikutty, D.A., Shukla, S.: Metamodeling Driven IP Reuse for System-on-chip Integration and Microprocessor Design. Artech House (2007)
19. McConaghy, T., Gielen, G.: Analysis of Simulation-Driven Numerical Performance Modeling Techniques for Application to Analog Circuit Optimization. In: Proceedings of the IEEE International Symposium on Circuits and Systems, (ISCAS), vol. 2, pp. 1298–1301 (2005)
20. McCray, A.T., McNames, J., Abercrombie, D.: Stepwise Regression for Identifying Sources of Variation in a Semiconductor Manufacturing Process. In: IEEE Conference and Workshop on Advanced Semiconductor Manufacturing, pp. 448 – 452 (2004)

21. Mohanty, S.P., Kougianos, E., Garitselov, O., Molina, J.M.: Polynomial-Metamodel Assisted Fast Power Optimization of Nano-CMOS PLL Components. In: Proceeding of the 2012 Forum on Specification and Design Languages, pp. 233–238 (2012)
22. Mohanty, S.P., Kougianos, E., Okobiah, O.: Optimal design of a dual-oxide nano-cmos universal level converter for multi-v dd socs. *Analog Integrated Circuits and Signal Processing* **72**(2), 451–467 (2012)
23. Park, J., Choi, K., Allstot, D.J.: Parasitic-Aware Design and Optimization of a Fully Integrated CMOS Wideband Amplifier. In: Proceedings of the 8th Asia South Pacific Design Automation Conference, pp. 904–907 (2003)
24. Pradhan, A., Vemuri, R.: A Layout-aware Analog Synthesis Procedure Inclusive of Dynamic Module Geometry Selection. In: Proceedings of the 18th ACM Great Lakes symposium on VLSI, pp. 159–162 (2008)
25. Pradhan, A., Vemuri, R.: Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits. In: Proceedings of the 22nd International Conference on VLSI Design, pp. 131–136 (2009)
26. Roy, S., Chen, C.C.P.: SmartSmooth: A Linear Time Convexity Preserving Smoothing Algorithm for Numerically Convex Data with Application to VLSI Design. In: Asia and South Pacific Design Automation Conference, pp. 559–564 (2007)
27. Roy, S., Chen, W., Chung-Ping Chen, C., Hu, Y.H.: Numerically Convex Forms and Their Application in Gate Sizing. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **26**(9), 1637–1647 (2007)
28. Samanta, R., Hu, J., Li, P.: Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* **18**(7), 1025–1035 (2010)
29. Tang, B.: Orthogonal Array-Based Latin Hypercubes. *Journal of the American Statistical Association* **88**(424), 1392–1397 (1993)
30. Wolfe, G., Vemuri, R.: Extraction and Use of Neural Network Models in Automated Synthesis of Operational Amplifiers. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **22**(2), 198–212 (2003)
31. Wong, J.L., Davoodi, A., Khanderwal, A., Srivastava, A., Potkonjak, M.: A Statistical Methodology for Wire-Length Prediction. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **25**(7), 1327–1336 (2006)
32. Yelten, M.B., Zhu, T., Koziel, S., Franzon, P.D., Steer, M.: Demystifying Surrogate Modeling for Circuits and Systems. *IEEE Circuits and Systems Magazine* **12**(1), 45–63 (2012)