Assignments

Back to Main Page


Assignment No.
Assigned on
Deadline
Assignment Details
3 12 Oct 06 (Thu) 19 Oct 06 (Thu) Using any CAD tool produce V-I characteristics of a NMOS transistor.
2 05 Oct 06 (Thu) 12 Oct 06 (Thu) Using Microwind/DSCH do the transistor level static CMOS realization of basic logica gates (Inverter/NAND/NOR/AND/OR). Perform their simulation to verify the correctness.
1 19 Sep 06 (Tue) 26 Sep 06 (Tue) Do the transistor level static CMOS realization of Boolean functions discussed in the class.