

## **CSCE 5730: Digital CMOS VLSI Design**

**Assignment 1, Assigned Dated: 05<sup>th</sup> Feb 2007 (Mon), Due Date: 12<sup>th</sup> Feb 2007 (Mon)**

**Instructor: Dr. Saraju P. Mohanty**

---

1. Give a list of five journals in the area of VLSI, VLSI design automation. Provide their publishers name and also their homepage URL.
2. Give a list of five leading conferences in the area of VLSI, VLSI design automation. Provide their homepage URL and last two years venue.
3. Give a list of five free and commercial CAD tools.
4. Assume a wafer size of 16inches, a die size of  $3.6\text{cm}^2$ ,  $1.2\text{defects}/\text{cm}^2$ , and  $\alpha=3$ . Determine the die yield of this CMOS process run.