## Lecture 4: Arithmetic for Computers

## CSCE 2610 Computer Organization

Instructor: Saraju P. Mohanty, Ph. D.
NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages, and other sources for academic purpose only. The instructor does not claim any originality.

## Outline of this Lecture

- Addition/Subtraction operation
- Logic operation
- Design of arithmetic and logic unit (ALU)
- Multiplication operation
- Design of hardware for multiplication
- Division operation
- Design of hardware for division
- Floating point operation
- Design of hardware for floating point operation


## Arithmetic

- Where we've been:
- Performance (seconds, cycles, instructions)
- Abstractions:

Instruction Set Architecture
Assembly Language and Machine Language

- What's up ahead:
- Implementing the Architecture

Let us first learn numbers!!


## Numbers

- Bits are just bits (no inherent meaning)
- conventions define relationship between bits and numbers
- Binary numbers (base 2)
- 000000010010001101000101011001111000 1001... decimal: 0...2n-1
- Of course it gets more complicated:
- numbers are finite (overflow)
- fractions and real numbers
- negative numbers
- e.g., no MIPS subi instruction; addi can add a negative number
- How do we represent negative numbers?
- i.e., which bit patterns will represent which numbers?


## Value of a Digit or Number

- In any number base, the value of ith digit d is: $\mathrm{d} \times$ Base $^{\mathrm{i}}$
- "i" starts at 0 and increases from right to left.
- For decimal base is 10 , for binary base is 2 .
- For clarity decimals will have subscript 10 and binary will have subscript 2 and so on....
- Example: $1011^{2}$ represents

$$
\begin{aligned}
& \left(1 \times 2^{3}\right)+\left(0 \times 2^{2}\right)+\left(1 \times 2^{1}\right)+\left(1 \times 2^{0}\right)_{10} \\
= & (1 \times 8)+(0 \times 4)+(1 \times 2)+(1 \times 1)_{10} \\
= & 8+0+2+1_{10} \\
= & 11_{10}
\end{aligned}
$$

## Why Don't Computers Use Decimals?

- Easy hardware implementation
- The building block of digital computers, the transistors, act as a switch. A switch has two states ON or OFF.
- Converting back and forth between binary and decimal can be for infrequent input/output events can be inefficient.


## Possible Representations

| Sign <br> Magnitude | One's <br> Complement | Two's <br> Complement |
| :---: | ---: | ---: |
| $000=+0$ | $000=+0$ | $000=+0$ |
| $001=+1$ | $001=+1$ | $001=+1$ |
| $010=+2$ | $010=+2$ | $010=+2$ |
| $011=+3$ | $011=+3$ | $011=+3$ |
| $100=-0$ | $100=-3$ | $100=-4$ |
| $101=-1$ | $101=-2$ | $101=-3$ |
| $110=-2$ | $110=-1$ | $110=-2$ |
| $111=-3$ | $111=-0$ | $111=-1$ |

- Issues: balance, number of zeros, ease of operations
- Which one is best? Why?


## MIPS

- 32 bit signed numbers:
$00000000000000000000000000000000^{\text {two }}=0_{\text {ten }}$ $00000000000000000000000000000001_{\text {two }}=+1_{\text {ten }}$


$$
\begin{aligned}
& 0111111111111111111111111111{1110_{\mathrm{two}}=+2,147,483,646_{\text {ten }} \text { maxint }}_{01111111111111111111111111111111_{\text {two }}=+2,147,483,647_{\text {ten }}}^{10000000000000000000000000000000_{\text {two }}=-2,147,483,648_{\text {ten }} \text { minint }} \\
& 10000000000000000000000000000001_{\text {to }}=-2,147,483,647_{\text {ten }} \\
& 10000000000000000000000000000010_{\text {two }}=-2,147,483,646_{\text {ten }}
\end{aligned}
$$

$$
\begin{aligned}
& \cdots 111111111111111111111111111{1101_{\text {two }}=-3_{\text {ten }}}_{1111}^{1111} 11111111111111111111{1110_{\text {to }}=}=-2_{\text {ten }} \\
& 11111111111111111111111111111111_{\text {two }}=-1_{\text {ten }}
\end{aligned}
$$

## Two's Complement Operations

- Negating a two's complement number: invert all bits and add 1
- remember: "negate" and "invert" are quite different!
- Converting n bit numbers into numbers with more than n bits:
- MIPS 16 bit immediate gets converted to 32 bits for arithmetic
- copy the most significant bit (the sign bit) into the other bits 0010 -> 00000010

$$
1010 \text {-> } 11111010
$$

- "sign extension" (lbu vs. lb)


## Decimal Value of a 2's Complement Binary

- 32-bit 2's complement number


## $11111111111111111111111111111100_{2}$

- Decimal value:

$$
\begin{aligned}
& \left(1 \times-2^{31}\right)+\left(1 \times 2^{30}\right)+\left(1 \times 2^{29}\right)+\ldots+\left(0 \times 2^{1}\right)+\left(0 \times 2^{0}\right)_{10} \\
= & -2^{31}+2^{30}+2^{29}+\ldots+0+0_{10} \\
= & -2,147,483,648_{10}+-2,147,483,644_{10} \\
= & -4_{10}
\end{aligned}
$$

## Negation

- Negate $2_{10}$
$2_{10}=00000000000000000000000000000010_{2}$ Inverting bits:
$11111111111111111111111111111101_{2}$
Adding 1:
$1111111111111111111111111111{1110_{2}=-2_{10}, ~}_{111} 10$
- Negate $-2_{10}$
$-2_{10}=11111111111111111111111111111110_{2}$ Inverting bits:
$00000000000000000000000000000001_{2}$
Adding 1:
$0000000000000000000000000000{0010_{2}=2_{10}}^{2}$


## Memory Space for Different Data Type

| Type <br> char | Description | Size |
| :--- | :--- | :--- |
| character or small integer. | 1byte |  |
| short int (short) | Short Integer. | 2bytes |
| int | Integer. | 4bytes |
|  |  | 4 bytes |
| long int (long) | Long integer. | Boolean value. It can take one of two values: |
| bool | 1byte |  |
| float or false. | Floating point number. | 4 bytes |
| double | Double precision floating point number. | 8 bytes |
| long double | Long double precision floating point number. | 8 8bytes |

Source: http://www.cplusplus.com/doc/tutorial/variables.html

## Addition and Subtraction

- Just like in grade school (carry/borrow 1s)

| 0111 | 0111 | 0110 |
| ---: | ---: | ---: |
| +0110 | -0110 | -0101 |

- Two's complement operations easy
- subtraction using addition of negative numbers

$$
0111
$$

$$
+1010
$$

- Overflow (result too large for finite computer word):
- e.g., adding two n-bit numbers does not yield an n-bit number 0111
+0001 note that overflow term is somewhat misleading, _ 1000 it does not mean a carry "overflowed"


## Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
- overflow when adding two positives yields a negative
- or, adding two negatives gives a positive
- or, subtract a negative from a positive and get a negative
- or, subtract a positive from a negative and get a positive

| Operation | Operand A | Operand B | Result |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}+\mathrm{B}$ | $>=0$ | $>=0$ | $<0$ |
| $\mathrm{~A}+\mathrm{B}$ | $<0$ | $<0$ | $>=0$ |
| $\mathrm{~A}-\mathrm{B}$ | $>=0$ | $<0$ | $<0$ |
| $\mathrm{~A}-\mathrm{B}$ | $<0$ | $>=0$ | $>=0$ |

## Effects of Overflow

- An exception (interrupt) occurs
- Control jumps to predefined address for exception
- Interrupted address is saved for possible resumption
- Details based on software system / language Example: flight control vs. homework assignment
- MIPS instructions:add, addi, sub cause exceptions on overflow
- Don't always want to detect overflow
- MIPS instructions: addu, addiu, subu do not cause exceptions on overflow


## Exception and Interrupt

- Exception: An unscheduled event that disrupts program execution.
- Interrupt: An exception that comes from outside of the processor.
- Some architectures use the term interrupt for all exceptions.


## Exception in MIPS

- MIPS has a register called "exception program counter" (EPC) to contain the address of the instruction that caused exception.
- The instruction "move from system control" (mfc0) copies EPC into a GPR so that program can return to the offending instruction via a "jump register" (jr) instruction.


## What Happens in a Computer When Interrupt/Exception Occurs?

- States of the associated registers are saved.
- Subroutines in an operating system or device driver called interrupt handlers or an interrupt service routines (ISRs), is triggered for execution.
- Interrupt service routines (ISRs), have a several functions to handle different types of interrupt/exception.
- ISRs serve the interrupt.
- Registers are loaded back.
- Execution of the program that caused exception continues.


## Logical Operations

- Shift left logical (sll) SII \$10, \$16, $8 \quad \#$ reg $\$ 10=$ reg $\$ 16 \ll 8$ bits

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 16 | 10 | 8 | 0 |

- Shift right logical (srl)
- AND, OR operations (and, andi, or , ori)


## An ALU (arithmetic logic unit)

- Let's build an ALU to support the and and or instructions
- we'll just build a 1 bit ALU, and use 32 of them

- Possible Implementation (sum-of-products):


## Review: The Multiplexor

- Selects one of the inputs to be the output, based on a control input

note: we call this a 2-input mux even though it has 3 inputs!
- Lets build our ALU using MUXes:


## Different Implementations

- Not easy to decide the "best" way to build something
- Don't want too many inputs to a single gate
- Dont want to have to go through too many gates
- for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:


$$
\begin{aligned}
& c_{\text {out }}=a b+a c_{i n}+b c_{i n} \\
& \text { sum }=a \text { xor } b \text { xor } c_{i n}
\end{aligned}
$$

## Different Implementations ...

- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?


## Building a 32 bit ALU

Operation


## What about subtraction $(\mathrm{a}-\mathrm{b})$ ?

- Two's complement approach: just negate b and add.
- How do we negate?
- A very clever solution:



## Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
- remember: slt is an arithmetic instruction
- produces a 1 if rs < rt and 0 otherwise
- use subtraction: (a-b) < 0 implies $a<b$
- Need to support test for equality (beq \$t5, \$t6, \$t7)
- use subtraction: (a-b) $=0$ implies $a=b$


## Supporting slt for MIPS



Less will be zero for all bits other than LSB which will be 0 or 1 coming from the "set" output of MSB.

## Supporting slt and Overflow: 1-bit ALU for MSB



Overflow detection logic at the most significant bit (MSB) ALU.

## 32-bit ALU for MIPS: Using 32 1-bit ALUs

## 32-bit ALU for MIPS: Using 32 1-bit ALUs

Bnegate

- "Bnegate" is a single control line combining CarryIn and Binvert.
- Testing for equality needed for conditional branch instructions.
- If subtraction results is 0 , then they are equal.
- "Zero" is a 1 when the result is 0 !


## ALU Design: Summary

- We can build an ALU to support the MIPS instruction set
- key idea: use multiplexor to select the output we want
- we can efficiently perform subtraction using two's complement
- we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
- all of the gates are always working
- the speed of a gate is affected by the number of inputs to the gate
- the speed of a circuit is affected by the number of gates in series (on the "critical path" or the "deepest level of logic")
- Our primary focus: comprehension, however,
- Clever changes to organization can improve performance (similar to using better algorithms in software)
- we'll look at two examples for addition and multiplication


## Binary Multiplication

- More complicated than addition
- accomplished via shifting and addition
- More time and more area
- Negative numbers: convert and multiply
- there are better techniques.


## Binary Multiplication

- Example:

Multiplicand: 1011
Multiplier:

| $\times \quad 101$ |
| ---: |
| 1011 |

0000
1011
Product:
110111

- Observation : The multiplier bits are always 1 or 0 , therefore the partial products are equal to either the multiplicand or to 0 .
- The above fact has been exploited in various ways, and many time and hardware efficient multiplication algorithms have been developed.
- Booth's multiplier and Wallace-Tree multiplier are two examples.


## Binary Multipliers: A 2-bit example

|  |  |  | $\mathrm{B}_{1}$ |
| :---: | :---: | :---: | :---: |
|  |  | $\mathrm{~B}_{0}$ |  |
|  |  | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |
|  |  | $\mathrm{~A}_{0} \mathrm{~B}_{1}$ | $\mathrm{~A}_{0} \mathrm{~B}_{0}$ |
|  | $\mathrm{~A}_{1} \mathrm{~B}_{1}$ | $\mathrm{~A}_{1} \mathrm{~B}_{0}$ |  |
| $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |



Product $A_{0}$ and $B_{0}$ is 1 if both are 1 , else it is 0 . Thus, the product is same as AND operation.

## Binary Multipliers: A 4-bit by 3-bit example



For J multiplier bits and K multiplicand bits, we need JxK AND gates and (J-1) K-bit adders to produce a product of $\mathrm{J}+\mathrm{K}$ bits.

## Multiplication Implementation: v1



## Fast Multiplication Hardware: Unrolls the Loop



- Rather than using a single 32-bit adder 32 times, this hardware "unrolls the loop" to use 32 adders.
- Each adder produces a 32-bit sum and a carry out.
- $1^{\text {st }}$ input: multiplicand ANDed with a multiplier bit.
- The LSB bit is a bit of the product.
- The carry out and the upper 31bits of the sum are passed along the next adder as $2^{\text {nd }}$ input.


## Multiplication: MIPS Instructions

- A pair of 32-bit registers Hi and Lo available for 64-bit product.
- Two instructions: mult and multu
- Both instructions ignore overflow.
- Pseudo-instructions mflo mfhi are used to place products into registers.


## Division

- Example:
$1001_{\text {ten }}$

Divisor $1000_{\text {ten }} \mid 1001010_{\text {ten }}$
$-1000$
10
101
1010
-1000
$10_{\text {ten }}$ Remainder

- Observation : Dividend = Quotient x Divisor + Remainder


## Division Implementation: v1



## Division: MIPS Instructions

- The pair of 32-bit registers Hi and Lo are used.
- Two instructions: div and divu
- Hi contains the remainder and Lo contains the quotient after the divide instruction is complete.
- Pseudo-instructions mflo mfhi are used to place results into registers.


## Floating Point : a brief look

- We need a way to represent
- numbers with fractions, e.g., 3.1416
- very small numbers, e.g., 0.000000001
- very large numbers, e.g., $3.15576 \mathrm{E} 10^{9}$
- Representation:
- sign, exponent, significand: (-1) ${ }^{\text {sign }} \mathrm{X}$ significant $X \quad 2^{\text {exponent }}$
- more bits for significand gives more accuracy
- more bits for exponent increases range
- IEEE 754 floating point standard:
- single precision: 8 bit exponent, 23 bit significand
- double precision: 11 bit exponent, 52 bit significand


## IEEE 754 floating-point standard

- Leading " 1 " bit of significand is implicit.
- Exponent is "biased" to make sorting easier (as only positive numbers are to be dealt with)
- all 0s is smallest exponent all 1 s is largest
- bias of 127 for single precision and 1023 for double precision
- summary: ( -1$)^{\text {sign }} \mathrm{X}(1+$ fraction $) X \quad 2^{\text {exponent - bias }}$
- Example:
- decimal: $-0.75=-3 / 4=-3 / 2^{2}$
- binary: $-0.11=-1.1 \times 2^{-1}=-1.1 \times 2^{(126-127)}$
- floating point: exponent $=126=01111110$
- IEEE single precision: 10111111010000000000000000000000


## Float-Point Representation: Single Precision

- A floating-point value is represented in a single 32-bit word.
- Bias value for single precision is 127 .

| 1 <br> 1 | 3 | 2 9 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Exponent |  |  |  |  |  |  |  | Fraction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 8 bits |  |  |  |  |  |  |  | 23 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- Decimal number -0.75 is represented as follows:

| 1 <br> 1 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 3 | 2 | 2 | 2 | 1 | 1 | 1 7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 9 | 8 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| s | Exponent |  |  |  |  |  |  |  | Fraction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 8 bits |  |  |  |  |  |  |  | 23 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Float-Point Representation: Double Precision

- A floating-point value is represented in two 32-bit words.
- Bias value for single precision is 1023.
- Decimal number -0.75 is represented as follows:


| 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | Register -2 | bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Floating Point Complexities

- Operations are somewhat more complicated
- In addition to overflow we can have "underflow"
- Accuracy can be a big problem
- IEEE 754 keeps two extra bits, guard and round
- four rounding modes
- positive divided by zero yields "infinity"
- zero divide by zero yields "not a number"
- other complexities
- Implementing the standard can be tricky
- Not using the standard can be even worse
- see text for description of $80 \times 86$ and Pentium bug!


## Floating Point Addition



## Floating Point Multiplication



## Floating-Point Instruction in MIPS

- Addition: add.s (single) and add.d
- Subtraction: sub.s and sub.d
- Multiplication: mul.s and mul.d
- Division: div.s and div.d


## Summary

- Computer arithmetic is constrained by limited precision
- Bit patterns have no inherent meaning but standards do exist
- two's complement
- IEEE 754 floating point
- Computer instructions determine "meaning" of the bit patterns
- Performance and accuracy are important so there are many complexities in real machines (i.e., algorithms and implementation).
- We are ready to move on (and implement the processor)

