## CSCE 5730/4730: Digital CMOS VLSI Design

Assignment # 1, Total Marks = 5\*20 = 100. Assigned Date: 11<sup>th</sup> Feb 2009 (Wed), Due Date: 18<sup>th</sup> Feb 2009 (Wed) Instructor: Dr. Saraju P. Mohanty

- 1. Give a list of five leading journals in the area of VLSI, VLSI design automation. Provide their publishers name and also their homepage URL from publishers or editors.
- 2. Give a list of five leading conferences in the area of VLSI, VLSI design automation. Provide their native homepage URL and last two years (2008 and 2007) venue.
- 3. Give a list of five free and/or commercial CAD tools. Explain the capabilities of each one of them.
- 4. Assume a wafer size of 14inches, a die size of 3.8 cm<sup>2</sup>, 1.8 defects/cm<sup>2</sup>, and  $\alpha$ =3. Determine the die yield of this CMOS process run.
- 5. Consider design of a JPEG chip. Explain different levels of digital design abstraction through this chip. Do some quick reading on JPEG standard to explain design decisions, particularly at system level.