Website of Prof. Saraju P. Mohanty

© Copyright Notice: The contributing authors include the documents contained in these directories/web pages as a means to ensure timely dissemination of scholarly and technical work on a non-commercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Presentations -- 2008:

GLSVLSI 2008 Talk (A Process and Supply Variation Tolerant Nano-CMOS Low Voltage, High Speed, A/D Converter for System-on-Chip)
Seminar, Industry Council, Department of Computer Science and Engineering, University of North Texas, Denton, TX, 2nd May 2008 (Research in VLSI Design and CAD Laboratory (VDCL))
Guest Lecture, Department of Electrical Engineering, University of North Texas, Denton, TX, 24th March 2008 (Power Dissipation in Nano-CMOS Circuits)
ISQED 2008 Presentation (Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design)
ISQED 2008 Presentation (A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs)
ISQED 2008 Talk (ILP based Gate Leakage Optimization using DKCMOS Library during RTL Synthesis)
Seminar, CV Raman College of Engineering (CVRCE), Bhubaneswar, India, 3rd January 2008 (Low-Power Image Watermarking Chip Design)