Website of Prof. Saraju P. Mohanty

© Copyright Notice: The contributing authors include the documents contained in these directories/web pages as a means to ensure timely dissemination of scholarly and technical work on a non-commercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Presentations -- 2006:

Seminar, Indian Institute of Technology (IIT), Kharagpur, India, 27th December 2006 (Secure Digital Camera)
Seminar, Institute of Technical Education and Research (ITER), Bhubaneswar, India, 23rd December 2006 (Design of a Image Watermarking Low-Power Chip)
Seminar, College of Engineering and Technology (CET), Biju Patnaik University of Technology (BPUT), Bhubaneswar, India, 18th December 2006 (Secure Digital Camera)
ICCD 2006 Talk (Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates)
ISQED 2006 Talk (Dual-K Versus Dual-T Technique for Gate Leakage Reduction: A Comparative Perspective)
Seminar, CSCE-5020: Current Research in CSCE, Department of Computer Science and Engineering, University of North Texas, Denton, TX, 15th Feb 2006 (VLSI Design and CAD Research at University of North Texas)
VLSI Design 2006 Talk (A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm)
VLSI Design 2006 Talk (Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits)