Website of Prof. Saraju P. Mohanty

© Copyright Notice: The contributing authors include the documents contained in these directories/web pages as a means to ensure timely dissemination of scholarly and technical work on a non-commercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Publications -- 2003:

S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "Power Fluctuation Minimization During Behavioral Synthesis using ILP-Based Datapath Scheduling", in Proceedings of the 21st IEEE International Conference on Computer Design (ICCD), pp. 441-443, 2003 (blind review, 61 full papers and 17 short papers accepted out of 233 submissions, acceptance rate - 33.4%).
S. P. Mohanty and N. Ranganathan, "A Framework for Energy and Transient Power Reduction during Behavioral Synthesis", in Proceedings of the 16th International Conference on VLSI Design (VLSID), pp.539-545, 2003 (blind review, 84 accepted out of 210 submissions, acceptance rate - 40%) (Nominated for best paper award; ranked within top 5 papers out of 210 submissions).
S. P. Mohanty and N. Ranganathan, "Energy Efficient Scheduling for Datapath Synthesis", in Proceedings of the 16th International Conference on VLSI Design (VLSID), pp.446-451, 2003 (blind review, 84 accepted out of 210 submissions, acceptance rate - 40%).
S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "Simultaneous Peak and Average Power Minimization during Datapath Scheduling for DSP Processors", in Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI), pp.215-220, 2003 (blind review, 17 full papers accepted out of 136 submissions, acceptance rate - 12.5%).
S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "An ILP-Based Scheduling Scheme for Energy Efficient High Performance Datapath Synthesis", in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 313-316 , 2003.
S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "Transient Power Minimization Through Datapath Scheduling in Multiple Supply Voltage Environment", in Proceedings of the 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Vol. 1, pp. 300-303, 2003.
S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "Peak Power Minimization through Datapath Scheduling", in Proceedings of the IEEE CS Annual Symposium on VLSI (ISVLSI), pp.121-126, 2003 (26 full papers accepted out of 115 submissions, acceptance rate - 22.6%).
S. P. Mohanty, N. Ranganathan, and R. K. Namballa, "VLSI Implementation of Invisible Digital Watermarking Algorithms Towards the Development of a Secure JPEG Encoder", in Proceedings of the IEEE Workshop on Signal Processing System (SIPS), pp. 183-188, 2003 (67 papers accepted out of 118 submissions, acceptance rate - 56.7%).
S. P. Mohanty, " Energy and Transient Power Minimization during Behavioral Synthesis ”, Doctoral Dissertation, Department of Computer Science and Engineering, University of South Florida, USA, 2003.