Welcome to the Website of Prof. Saraju P. Mohanty

Contact Information
Curriculum Vitae
Research Teaching News Journal/Conference Links

© Copyright Notice: The contributing authors include the documents contained in these directories/web pages as a means to ensure timely dissemination of scholarly and technical work on a non-commercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Presentations -- 2013:

  1. CARE 2013 Keynote Address (DfX for Nanoelectronic Embedded Systems)
  2. Oriental University, India, Invited Talk, 23 Dec 2013 (DfX for Nanoelectronic Circuits and Systems)
  3. MWSCAS 2013 Talk (Polynomial Metamodel Integrated Verilog-AMS for Memristor-Based Mixed-Signal System Design)
  4. MWSCAS 2013 Presentation (Comparative Analysis of Double Gate FinFET Configurations for Analog Circuit Design)
  5. MWSCAS 2013 Presentation (Double Gate FinFET based Mixed-Signal Design: A VCO Case Study)
  6. MWSCAS 2013 Presentation (Fast Statistical Process Variation Analysis using Universal Kriging Metamodeling: A PLL Example)
  7. MWSCAS 2013 Presentation (Reversible Circuit Synthesis Using ACO and SA based Quine-McCluskey Method)
  8. ASAP 2013 Presentation (iVAMS: Intelligent Metamodel-Integrated Verilog-AMS for Circuit-Accurate System-Level Mixed-Signal Design)
  9. DAC 2013 Presentation (Verilog-AMS-POM: Verilog-AMS Integrated Polynomial Metamodelingof a Memristor-Based Oscillator)
  10. DAC 2013 Presentation (iVAMS: Intelligent Metamodel-Integrated Verilog-AMS for Fast Analog Block Optimization)
  11. EEBCW 2013 Invited Talk (Energy Efficient Nanoelectronic System Design)
  12. ISQED 2013 Talk (Geostatistics Inspired Fast Layout Optimization of Nanoscale CMOS Phase Locked Loop)
  13. ISQED 2013 Presentation (Fast Analog Design Optimization using Regression based Modeling and Genetic Algorithm: A Nano-CMOS VCO Case Study)

Last updated on 06 Dec 2013 (Fri).
© Saraju P. Mohanty